



Technion
Israel Institute of Technology



THE ANDREW & ERNA VITERBI
**FACULTY OF
ELECTRICAL
ENGINEERING**



Microsoft
Research


Autarky: Closing controlled channels with self-paging enclaves

Meni Orenbach, Technion

Andrew Baumann, Microsoft Research


Mark Silberstein, Technion

Public cloud computing




Intel SGX

- Isolated user-mode environment
- Commodity CPUs
- Small trusted computing base
 - CPU
 - Enclave's code and data
 - Confidentiality
 - Integrity



Page fault side-channel attack

- OS-level attacker
 - **Induces** page faults
 - **Tracks** faulted address
 - **Infer secrets content** that depends on page access patterns
 - Control-dependent accesses
 - Data-dependent accesses



Xu, Y., Cui, W. and Peinado, M., 2015.

Controlled-Channel Attacks:

Deterministic Side Channels for Untrusted Operating Systems.

Controlled-channel attack




- Precursor to other attacks
 - Foreshadow [Usenix Security'18]
 - Sgxspectre [arXiv'18]
 - LVI [IEEE S&P'20]
 - Microscope [ISCA'19]
 - ZombieLoad [CCS'19]



Why?


- **Attacker controls the channel**
- **Precise**
- **No noise**

Agenda




SGX virtual memory protection

- SGX **validates** the OS does not insert **spurious mappings**




- SGX **does not** validate the **presence** of expected mappings

The missing component



Implication: Controlled channel attack



Existing Software Mitigations

- Detect attack due to high frequency of exceptions
 - **Restrict** demand-paging
 - False positive occurrence
- Provably obfuscate all memory accesses
 - Orders of magnitude **performance impact**

[1] Ming-Wei Shih, Sanjiv

[2] Oleksii Oleksenko, Eyal
In USENIX ATC'2018.

[3] Sanchuan Chen, Xiaohu
Asia CCS'2017.

[4] Sajin Sasy, Sergey Gorbunov, and Christopher W. Fletcher. ZeroTrace: Oblivious memory primitives from Intel SGX. In NDSS'2018.

grams. In NDSS'2017.


al side-channel attacks.

ution with Déjà Vu. In

Software mitigations are limited

Existing Hardware Mitigations

- Private enclave page tables



Requires major changes to SGX internals
since SGX is entangled with the x86 architecture

[1] Victor Costan


[2] Dayeol Lee, D

[3] Shaizeen Aga


2016.

Our solution: Autarky

- Minimal extension to SGX OS-hardware interface
 - **Backward-compatible** with SGX
 - **Validate presence** of expected mappings




Agenda



Design principles


Force the OS to call the enclave on every page fault




Give enclave power to control all page faults



Enclave-OS cooperative paging




Hide fault information from the OS




Enclave can enforce its own paging policy

Secure demand-paging


Design overview



Self-Paging Enclaves



Self-Paging Enclaves






Enclave can
protect against
spurious
page faults


Original attack required millions of page faults.
Removing control is a huge improvement

Support for legitimate page faults




Paging policy:
part of the
enclave's
runtime

Control the
leakage




Agenda



Rate-limiting policy

- Used by state-of-the-art software mitigations
 - Put a **limit** on the rate of exceptions
 - **Low** security guarantees



- [1] Ming-Wei Shih, Sangho Lee, Taesoo Kim, and Marcus Peinado. T-SGX: eradicating controlled-channel attacks against enclave programs. In NDSS'2017.
- [2] Oleksii Oleksenko, Bohdan Trach, Robert Krahn, Mark Silberstein, and Christof Fetzer. Varys: Protecting SGX enclaves from practical side-channel attacks. In USENIX ATC'2018.
- [3] Sanchuan Chen, Xiaokuan Zhang, Michael K. Reiter, and Yinqian Zhang. Detecting privileged side-channel attacks in shielded execution with Déjà Vu. In Asia CCS'2017.

ORAM policy

- **Provably obfuscates** distribution of memory accesses
- Prior solutions show substantial **performance cost**
- Autarky is order-of-magnitude **faster** and makes it practical
 - Invoke ORAM only for paging



See paper for more details

[1] Sajin Sasy, Sergey Gorbunov, and Christopher W. Fletcher. ZeroTrace: Oblivious memory primitives from Intel SGX. In NDSS'2018.

[2] Meni Orenbach, Yan Michalevsky, Christof Fetzer, and Mark Silberstein. CoSMIX: A compiler-based system for secure memory instrumentation and execution in enclaves. In Usenix ATC'2019.


Novel page clusters policy

Some applications **do not** need oblivious paging across **all** pages


Page clusters: cooperative paging for **all pages** in the **cluster**

Actual faulted address is **hidden** from the OS

Actual page access is **not leaked**



Page clusters policy use cases




More details

- SGX1 and SGX2 cooperative paging mechanisms
- Eliminate accessed, dirty bit leakage
- Practical optimizations
 - Remove extra enclave crossing on page faults
 - Remove all enclave crossings on page faults




Agenda




Memcached stores $> 2x$ available memory

Issuing random 1KB GET requests



Conclusion

- Autarky **mitigates** the controlled-channel attack
 - **Practical modifications** to the architecture
 - Runtime with a secure paging policy
- Maintains **backward compatibility**
 - Operating system
 - Demand-paging
- Attack is not unique to SGX enclaves
 - Retrofit Autarky for other enclave environments!



Thank you!